Sheet 1 of 3

}		~	⊢ 1	I Attomov Deal	- 4 4 1 - 5	0000			
FORM PTO-1449 (SUBSTITUTE) U.S. DEPARTMENT OF COMMERCE PATENT AND TRADEMARK OFFICE				Attomey Docket No.: P2001,0216 Appl. No.:					
									INFOR
STATE	AL.								
1	(5) (JFK 1,96(0))							
					Filing Date: September 26, 2003 Group Art Unit: 2829				
EXAMINER INITIALS		PATENT NO.	DATE		7	SUB	FILING		
SPG	A	6,091,120	7/18/00		CLASS	CLASS	DATE		
586	В	5,089,863	2/18/92		+	 	 		
	С	5,384,479	1/24/95	Taniguchi	+==	1	<u></u>		
	D		1	· · · · · · · · · · · · · · · · · · ·	 		 		
	E				┼ -		· ·		
	F				 				
	G				ļ				
	Н								
			<u> </u>						
		FOREIG	N PATE	NT DOCUMENT					
		DOCUMENT NO.	DATE	COUNTRY	CLASS	SUB CLASS	TRANSL. YES NO		
506		42 34 528 C2	4/15/93	Germany			YESTNO		
_ / H		42 34 777 A1	4/21/94	Germany					
	.	2 791 177 A1	9/22/00	France					
N		63044768	2/25/88	Japan					
5BG N		0 740 334 A2	10/30/96	Europe		-	X		
OTHER D	OCL	JMENTS (Includ	ding Auth	or, Title, Date, Pe	ertinent P	ages, et	tc.)		
\$B6	' '	Widmann, D. et al.: "Technologie hochintegrierter Schaltungen" [Technology of High-Density Integrated Circuits]. Springer Verlag, 2 nd Edition, pp. 201-203							
506	Ghani, 1. et al.: "100nm Gate Length High Performance/Low Power CMOS Transistor Structure", IEEE, 1999, no. 415-418								
XAMINER MO. S. DATE CONSIDERED 6.7.04 7/28/24						g/au			
			<u>L</u> _		7 01	115	- /-1		

JEST AVAILABLE COPY

Sheet 2 of 3

FORM PTO-1449 (SUBSTITUTE) U.S. DEPARTMENT OF COMMERCE PATENT AND TRADEMARK OFFICE INFORMATION DISCLOSURE STATEMENT BY APPLICANT (37 CFR 1.98(b))				Attorney Docket No.: P2001,0216 Appl. No.: Applicant: ANNALISA CAPPELLANI ET AL. Filing Date: September 26, 2003 Group Art Unit: 2829					
	·				· ·	T .			
EXAMINER INITIALS		BATENT NO.	DATE		1	SUB	FILING		
\	A	PATENT NO.	DATE	PATENTEE	CLASS	CLASS	DATE		
	В								
	С								
	۵								
	Ε								
	F								
	G								
	H_								
\	11								
	FOREIGN PATENT DOCUMENT								
	DOCUMENT NO. DATE				0,400	SUB	TRANSL.		
586	J	0 328 350 A2	DATE 8/16/89	COUNTRY Europe	CLASS	CLASS	YES NO		
506	К	02/41383 A1	5/23/02	WIPO	-				
	L		· · ·						
	М								
	Ν								
OTHER DOCUMENTS (Including Author, Title, Date, Pertinent Pages, etc.)									
5B6 5B6		Lasky, J. B. et al.: "Comparison of Transformation to Low-Resistivity Phase and Agglomeration of TiSl ₂ and CoSi ₂ ", IEEE Transactions on Electron Devices, Vol. 38, No. 2, February 1991, pp. 262-269							
		Hisamoto, D. et al.: "A Low-Resistance Self-Aligned T-Shaped Gate for High- Performance Sub-0.1-µm CMOS", IEEE Transactions on Electron Devices, Vol. 44, No. 6, June 1997, pp. 951-956							
EXAMINER MO. By				DATE CONSIDERED 6.7.04, 7/28/24					

Sheet 3 of 3

FORM PT	0-144	9 (SUBSTITUTE	3	Attorney Dook	ot Mo . D	2004 24		· ————		
U.S. DEPARTMENT OF COMMERCE				Attorney Docket No.: P2001,0216 Appl. No.:						
PATENT AND TRADEMARK OFFICE										
INFO	INFORMATION DISCLOSURE				Applicant: ANNALISA CAPPELLANI ET					
STAT	STATEMENT BY APPLICANT				AL.					
	(37 CFR 1.98(b))									
					Filing Date: September 26, 2003 Group Art Unit: 2329					
						<u>~ -</u> -				
EXAMINER INITIALS	T	PATENT NO.	DATE		 _	SUB	FI	LING		
\	A	TATENTINO.	DATE	PATENTEE	CLASS	CLASS	+ -	ATE		
	В		<u> </u>				+			
	С		<u> </u>		 		-			
	D				 		-			
	E						 			
<u> </u>	F	·								
	G									
· \ _	H									
			· · · · · · · · · · · · · · · · · · ·							
		FOREIG	N PATE	ENT DOCUMENT						
		DOCUMENT NO.	DATE	COUNTRY	CLASS	SUB CLASS		NSL. NO		
	J									
- \	K									
	L		 -							
	M N									
						·				
OTHER	DOC	UMENTS (Includ	ing Aut	hor, Title, Date, Po	ertinent F	ages, e	tc.)			
586		Kasai, K. et al.: "W/WNx/Poly-Si Gate Technology for Future High Speed Deep Submicron CMOS LSIs", IEEE, 1994, pp. 497-500								
- 30		Submicron CMUS L	ois , IEE	E, 1994, pp. 497-500)		-	_		
XAMINER	,									
AND BY			DATE CONSIDERED 6.7.04, 7/20/04							
		<i>f</i>	·	6.	7.01/	7/4	0/07			
	·· · · · · · · · · · · · · · · · · · ·									

JEST AVAILABLE COPY